

# Jedi 15"/17" Schematics

## Comet Lake - U/2GB VRAM

2019-06-06

REV : A00

*DY : None Installed*  
*UMA: UMA only installed*  
*OPS: DISCRTE OPTIMUS installed*

Jedi15"/17" CML



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Cover Page**

Size  
A3

Document Number

**Jedi15"/17" CML**

Rev


**A00**


Date: Monday, June 10, 2019

Sheet 1 of 106

# Jedi 15"/17" CPU 15W + GPU 25W Block Diagram


Project code: 4PD0HC010001  
PCB P/N: 18806  
Revision: A00






Jedi15"/17" CML

# PCH SMBus Block Diagram




# KBC SMBus Block Diagram




Jed15/117 CML


CLK Block Diagram





# Thermal Block Diagram



# Audio Block Diagram




24	PECI_CPU		
24,44,46,72	PROCHOT#_CPU		
55	TOUCH_PANEL_INTR#		
24,65	TP_WAKE_KBC#		
55	TOUCH_PANEL_PD#		
17	H_CPUPWRGD		



Segment	Tline Type	Reference	Via Count	Max Length, mm		Max Length, Mils	
				Segment	Total	Segment	Total
M1	MS/SL/DSL	VSS	2	38	305	1496.06	12007.9
M2	MS/SL/DSL	VSS	2	279		10984.3	
M3	MS/SL/DSL	VSS	1	76		2992.13	
M4	MS/SL/DSL	VSS	1	76		2992.13	
M5	MS/SL/DSL	VSS	1	76		2992.13	
M6	MS/SL/DSL	VSS	1	76		2992.13	
M7	MS/SL/DSL	VSS	1	76		2992.13	
M8	MS/SL/DSL	VSS	1	8		341.96	
M9	MS/SL/DSL	VSS	2	254	254	10000	10000
Topology Guidelines							
Platform resistors values		Rpu=1KΩ, Rs=500Ω, Ri+Ragent=75-200Ω, R6+Rinvod=75-200Ω					
Platform resistors tolerances		± 5%					

Main Func = CPU

DP to TR



eDP\_RCOMP Guideline

Signal	Trace Width	Isolation Spacing	Resistor Value	Length
eDP_RCOMP	5 mils	25 mils	24.9 $\Omega$ $\pm 1\%$	Max = 600 mils


DDI Disabling and Termination Guidelines

Port	Strap	Enable Port	Disable Port
Port 1	DDPB_CTRLDATA	PU to 3.3 V with 2.2-k $\pm 5\%$ resistor	NC
Port 2	DDPC_CTRLDATA	PU to 3.3 V with 2.2-k $\pm 5\%$ resistor	NC

Strap pin:

Port B / Port C Detected	Sampled at rising edge of PCH_PWROK
DDPB_CTRLDATA	0 = Port B is not detected. ★ 1 = Port B is detected.
DDPC_CTRLDATA	0 = Port C is not detected. ★ 1 = Port C is detected.

These two signals have weak internal pull-down.





Port 1

DP to TBT

Port 2

CHECK WHL design guide: DISP\_RCOMP



For TBT

Jed151717 CML

**DELL**

Wistron Corporation

File

**CPU (DDI/EDP)**

Size A2

Document Number


**Jed151717 CML**

Date: Monday, June 16, 2019


Sheet 4 of 108

Rev X01






DDR4 ball type: **NON-Interleaved** Type



Design Guideline:  
SM\_RCOMP keep routing length less than 500 mils.

**Layout Note:**



PDG: DDR/ODT

### 4.3 ODT Connectivity

#### Table 4-19. ODT Signals Connectivity Table

Processor	Memory type	Side	Signal	Rule
WHL-U	DDR4 Memory Down	Processor	DDR0_ODT[1:0] DDR1_ODT[1:0]	Processor's ODT[0] connected to DRAMs' Rank0 ODT. Processor's ODT[1] connected to DRAMs' Rank1 ODT balls. If Rank1 not used, Processor ODT[1] not connected.
		DRAMs	ODT[1:0]	
	DDR4 SODIMM	Processor	DDR0_ODT[1:0] DDR1_ODT[1:0]	Processor's ODT[1:0] balls connected to DIMM ODT[1:0] balls.
		DIMMs	ODT[1:0]	
Note:				
1. For additional ODT signal connection details reference the Customer Reference Board (CRB) schematics and board files.				


**Note:**

1. For additional ODT signal connection details reference the Customer Reference Board (CRB) schematics and board files.

Jedi15/17 CML



46 VCCCORE\_SENSE<<<====  
46 VSSCORE\_SENSE<<<====  
  
46 SVID\_DATA\_CPU <<<====  
46 SVID\_CLK\_CPU <<<====  
46 SVID\_ALERT#\_CPU <<<====



Layout Note:  
The total Length of Data and Clock (from CPU to each VR) must be equal (±0.1 inch).  
Route the Alert signal between the Clock and the Data signals.

SVID\_543016:

SVID DATA

SVID CLOCK

SVID ALERT

Figure 7-19. Routing Illustration for SVID Topology






Table 7-18. SVID# Routing Guidelines (Sheet 2 of 2)

Segment	Tline Type	Reference	Via Count	Max Length, mm		Max Length, Mils	
				Segment	Total	Segment	Total
M2	MS/SL/DSL	VSS		381	432	15000	17007.9
M3	MS/SL/DSL	VSS		102		4015.75	
M4	MS/SL/DSL	VSS		102		4015.75	
M5	MS/SL/DSL	VSS		102		4015.75	
M6	MS/SL/DSL	VSS		3	3	118.11	118.11
M7	MS/SL/DSL	VSS		3	3	118.11	118.11
M8	MS/SL/DSL	VSS		3	3	118.11	118.11
M9	MS/SL/DSL	VSS		3	3	118.11	118.11
M10	MS/SL/DSL	VSS		3	3	118.11	118.11
M11	MS/SL/DSL	VSS		3	3	118.11	118.11
M12	MS/SL/DSL	VSS		3	3	118.11	118.11
M13	MS/SL/DSL	VSS		3	3	118.11	118.11
Topology Guidelines							
SVID Signals		VIDSOUT, VIDSCK, VIDSALERT#					
VIDSOUT platform resistors		Rpu1=100Ω, Rpu2=100Ω, Rs1=0Ω, Rs2=10Ω					
VIDSCK platform resistors		Rpu1=Empty, Rpu2=45Ω, Rs1=0Ω, Rs2=49.9Ω					
VIDSALERT# platform resistors		Rpu1=56Ω, Rpu2=Empty, Rs1=220Ω, Rs2=0Ω					
Platform resistors tolerances		± 5%					
Route ordering		When routing at minimum spacing route Alert between Data and Clock					
Length Matching Rules							
Length Matching between VIDSOUT and VIDSCK		± 100mils					

Jedi15/17" CML

Main Func = CPU

46 VSSSA\_SENSE <<<< \_\_\_\_\_  
46 VCCSA\_SENSE <<<< \_\_\_\_\_  
46 VCCGT\_SENSE <<<< \_\_\_\_\_  
46 VSSGT\_SENSE <<<< \_\_\_\_\_






Jedi15"/17" CML

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (VCCGT/VCCIO/VDDQ/VCCSA)**  
Size: A3 Document Number: **Jedi15"/17" CML** Rev: **X01**  
Date: Monday, June 10, 2019 Sheet 8 of 106

PCH DERIVED RAILS UNSLICED GT VCCIO












Title			
<b>CPU (Power Cap2)</b>			
Size A3	Document Number		Rev
	<b>Jedi15"/17" CML</b>		<b>X01</b>
Date: Monday, June 10, 2019	Sheet 11	of	106

Main Func = MEMORY

M.A.DQS.DN0	1	M.A.DQS.DN7[0]	5
M.A.DQS.DN1	2		
M.A.DQS.DN2	3		
M.A.DQS.DN3	4		
M.A.DQS.DN4	5		
M.A.DQS.DN5	6		
M.A.DQS.DN6	7		
M.A.DQS.DN7	8		
M.A.DQS.DP0	9	M.A.DQS.DP7[0]	5
M.A.DQS.DP1	10		
M.A.DQS.DP2	11		
M.A.DQS.DP3	12		
M.A.DQS.DP4	13		
M.A.DQS.DP5	14		
M.A.DQS.DP6	15		
M.A.DQS.DP7	16		
M.A.A0	17		
M.A.A1	18		
M.A.A2	19		
M.A.A3	20		
M.A.A4	21		
M.A.A5	22		
M.A.A6	23		
M.A.A7	24		
M.A.A8	25		
M.A.A9	26		
M.A.A10	27		
M.A.A11	28		
M.A.A12	29		
M.A.A13	30		
M.A.A14	31		
M.A.A15	32		
M.A.A16	33		
M.A.A17	34		
M.A.A18	35		
M.A.A19	36		
M.A.A20	37		
M.A.A21	38		
M.A.A22	39		
M.A.A23	40		
M.A.A24	41		
M.A.A25	42		
M.A.A26	43		
M.A.A27	44		
M.A.A28	45		
M.A.A29	46		
M.A.A30	47		
M.A.A31	48		
M.A.A32	49		
M.A.A33	50		
M.A.A34	51		
M.A.A35	52		
M.A.A36	53		
M.A.A37	54		
M.A.A38	55		
M.A.A39	56		
M.A.A40	57		
M.A.A41	58		
M.A.A42	59		
M.A.A43	60		
M.A.A44	61		
M.A.A45	62		
M.A.A46	63		
M.A.A47	64		
M.A.A48	65		
M.A.A49	66		
M.A.A50	67		
M.A.A51	68		
M.A.A52	69		
M.A.A53	70		
M.A.A54	71		
M.A.A55	72		
M.A.A56	73		
M.A.A57	74		
M.A.A58	75		
M.A.A59	76		
M.A.A60	77		
M.A.A61	78		
M.A.A62	79		
M.A.A63	80		
M.A.A64	81		
M.A.A65	82		
M.A.A66	83		
M.A.A67	84		
M.A.A68	85		
M.A.A69	86		
M.A.A70	87		
M.A.A71	88		
M.A.A72	89		
M.A.A73	90		
M.A.A74	91		
M.A.A75	92		
M.A.A76	93		
M.A.A77	94		
M.A.A78	95		
M.A.A79	96		
M.A.A80	97		
M.A.A81	98		
M.A.A82	99		
M.A.A83	100		
M.A.A84	101		
M.A.A85	102		
M.A.A86	103		
M.A.A87	104		
M.A.A88	105		
M.A.A89	106		
M.A.A90	107		
M.A.A91	108		
M.A.A92	109		
M.A.A93	110		
M.A.A94	111		
M.A.A95	112		
M.A.A96	113		
M.A.A97	114		
M.A.A98	115		
M.A.A99	116		
M.A.A100	117		
M.A.A101	118		
M.A.A102	119		
M.A.A103	120		
M.A.A104	121		
M.A.A105	122		
M.A.A106	123		
M.A.A107	124		
M.A.A108	125		
M.A.A109	126		
M.A.A110	127		
M.A.A111	128		
M.A.A112	129		
M.A.A113	130		
M.A.A114	131		
M.A.A115	132		
M.A.A116	133		
M.A.A117	134		
M.A.A118	135		
M.A.A119	136		
M.A.A120	137		
M.A.A121	138		
M.A.A122	139		
M.A.A123	140		
M.A.A124	141		
M.A.A125	142		
M.A.A126	143		
M.A.A127	144		
M.A.A128	145		
M.A.A129	146		
M.A.A130	147		
M.A.A131	148		
M.A.A132	149		
M.A.A133	150		
M.A.A134	151		
M.A.A135	152		
M.A.A136	153		
M.A.A137	154		
M.A.A138	155		
M.A.A139	156		
M.A.A140	157		
M.A.A141	158		
M.A.A142	159		
M.A.A143	160		
M.A.A144	161		
M.A.A145	162		
M.A.A146	163		
M.A.A147	164		
M.A.A148	165		
M.A.A149	166		
M.A.A150	167		
M.A.A151	168		
M.A.A152	169		
M.A.A153	170		
M.A.A154	171		
M.A.A155	172		
M.A.A156	173		
M.A.A157	174		
M.A.A158	175		
M.A.A159	176		
M.A.A160	177		
M.A.A161	178		
M.A.A162	179		
M.A.A163	180		
M.A.A164	181		
M.A.A165	182		
M.A.A166	183		
M.A.A167	184		
M.A.A168	185		
M.A.A169	186		
M.A.A170	187		
M.A.A171	188		
M.A.A172	189		
M.A.A173	190		
M.A.A174	191		
M.A.A175	192		
M.A.A176	193		
M.A.A177	194		
M.A.A178	195		
M.A.A179	196		
M.A.A180	197		
M.A.A181	198		
M.A.A182	199		
M.A.A183	200		
M.A.A184	201		
M.A.A185	202		
M.A.A186	203		
M.A.A187	204		
M.A.A188	205		
M.A.A189	206		
M.A.A190	207		
M.A.A191	208		
M.A.A192	209		
M.A.A193	210		
M.A.A194	211		
M.A.A195	212		
M.A.A196	213		
M.A.A197	214		
M.A.A198	215		
M.A.A199	216		
M.A.A200	217		
M.A.A201	218		
M.A.A202	219		
M.A.A203	220		
M.A.A204	221		
M.A.A205	222		
M.A.A206	223		
M.A.A207	224		
M.A.A208	225		
M.A.A209	226		
M.A.A210	227		
M.A.A211	228		
M.A.A212	229		
M.A.A213	230		
M.A.A214	231		
M.A.A215	232		
M.A.A216	233		
M.A.A217	234		
M.A.A218	235		
M.A.A219	236		
M.A.A220	237		
M.A.A221	238		
M.A.A222	239		
M.A.A223	240		
M.A.A224	241		
M.A.A225	242		
M.A.A226	243		
M.A.A227	244		
M.A.A228	245		
M.A.A229	246		
M.A.A230	247		
M.A.A231	248		
M.A.A232	249		
M.A.A233	250		
M.A.A234	251		
M.A.A235	252		
M.A.A236	253		
M.A.A237	254		
M.A.A238	255		
M.A.A239	256		
M.A.A240	257		
M.A.A241	258		
M.A.A242	259		
M.A.A243	260		
M.A.A244	261		
M.A.A245	262		
M.A.A246	263		
M.A.A247	264		
M.A.A248	265		
M.A.A249	266		
M.A.A250	267		
M.A.A251	268		
M.A.A252	269		
M.A.A253	270		
M.A.A254	271		
M.A.A255	272		
M.A.A256	273		
M.A.A257	274		
M.A.A258	275		
M.A.A259	276		
M.A.A260	277		
M.A.A261	278		
M.A.A262	279		
M.A.A263	280		
M.A.A264	281		
M.A.A265	282		
M.A.A266	283		
M.A.A267	284		
M.A.A268	285		
M.A.A269	286		
M.A.A270	287		
M.A.A271	288		
M.A.A272	289		
M.A.A273	290		
M.A.A274	291		
M.A.A275	292		
M.A.A276	293		
M.A.A277	294		
M.A.A278	295		
M.A.A279	296		
M.A.A280	297		
M.A.A281	298		
M.A.A282	299		
M.A.A283	300		
M.A.A284	301		
M.A.A285	302		
M.A.A286	303		
M.A.A287	304		
M.A.A288	305		
M.A.A289	306		
M.A.A290	307		
M.A.A291	308		
M.A.A292	309		
M.A.A293	310		
M.A.A294	311		
M.A.A295	312		
M.A.A296	313		
M.A.A297	314		
M.A.A298	315		
M.A.A299	316		
M.A.A300	317		
M.A.A301	318		
M.A.A302	319		
M.A.A303	320		
M.A.A304	321		
M.A.A305	322		
M.A.A306	323		
M.A.A307	324		
M.A.A308	325		
M.A.A309	326		
M.A.A310	327		
M.A.A311	328		
M.A.A312	329		
M.A.A313	330		
M.A.A314	331		
M.A.A315	332		
M.A.A316	333		
M.A.A317	334		
M.A.A318	335		
M.A.A319	336		
M.A.A320	337		
M.A.A321	338		
M.A.A322	339		
M.A.A323	340		
M.A.A324	341		
M.A.A325	342		
M.A.A326	343		
M.A.A327	344		
M.A.A328	345		
M.A.A329	346		
M.A.A330	347		
M.A.A331	348		
M.A.A332	349		
M.A.A333	350		
M.A.A334	351		
M.A.A335	352		
M.A.A336	353		
M.A.A337	354		
M.A.A338	355		
M.A.A339	356		
M.A.A340	357		
M.A.A341	358		
M.A.A342	359		
M.A.A343	360		
M.A.A344	361		
M.A.A345	362		
M.A.A346	363		
M.A.A347	364		
M.A.A348	365		
M.A.A349	366		
M.A.A350	367		
M.A.A351	368		
M.A.A352	369		
M.A.A353	370		
M.A.A354	371		
M.A.A355	372		
M.A.A356	373		
M.A.A357	374		
M.A.A358	375		
M.A.A359	376		
M.A.A360	377		
M.A.A361	378		
M.A.A362	379		
M.A.A363	380		
M.A.A364	381		
M.A.A365	382		
M.A.A366	383		
M.A.A367	384		
M.A.A368	385		
M.A.A369	386		
M.A.A370	387		
M.A.A371	388		
M.A.A372	389		
M.A.A373	390		
M.A.A374	391		
M.A.A375	392		
M.A.A376	393		
M.A.A377	394		
M.A.A378	395		
M.A.A379	396		
M.A.A380	397		
M.A.A381	398		
M.A.A382	399		
M.A.A383	400		
M.A.A384	401		
M.A.A385	402		
M.A.A386	403		
M.A.A387	404		
M.A.A388	405		
M.A.A389	406		
M.A.A390	407		
M.A.A391	408		
M.A.A392	409		
M.A.A393	410		
M.A.A394	411		
M.A.A395	412		
M.A.A396	413		
M.A.A397	414		
M.A.A398	415		
M.A.A399	416		
M.A.A400	417		

Main Func = MEMORY



### Layout Placement Request



PCB strap pin:

```
(B8E351E)

DISPLAY PORT FREQUENCY STRAP

CP0[6]  1 = Disabled
        0 = Enabled
        To external Display Port device is connected to the Extended Display Port.
        1 = Disabled (Default)
        0 = Enabled
        No Physical Display Port attached to Extended DisplayPort*. No comment for disabled.
```





**Figure 6-1. High Speed I/O (HSIO) Lane Multiplexing in CNL U PCH-LP**

Flex I/O Lane	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
High Speed I/O (HSIO) Type and Lane	USB3.1 Gen1/Gen2 #1	USB3.1 Gen1/Gen2 #2	USB3.1 Gen1/Gen2 #3	USB3.1 Gen1/Gen2 #4	USB3.1 Gen1/Gen2 #5	USB3.1 Gen1/Gen2 #6	PCIe* #8	PCIe* #9	PCIe* #10	PCIe* #11	PCIe* #12	PCIe* #13	PCIe* #14	PCIe* #15	PCIe* #16
	PCIe* #1	PCIe* #2	PCIe* #3	PCIe* #4	PCIe* #5	PCIe* #6	GbE	GbE			SATA 1a	GbE	GbE	SATA 1b	SATA 2
Intel® RST Support	No Support				No Support				Yes					Yes	

### 6.3.1 PCH PCI Express\* Interface Configuration Details

**Figure 6-2. Supported PCH PCI Express\* Link Configurations**

[illegible]



Main Func = PCH














Table 3: Platform Supported Pin Strap Settings for LPC / eSPI / SPI Flash

eSPI Enable Strap (eSPI_EN) Value (0: LPC, 1: eSPI)	Boot BIOS Strap (BIOS) Value (0: LPC, 1: eSPI)	EC Connection	Boot (BIOS) Flash Connection
0	0	LPC	SPI
0	1	LPC	LPC
1	0	eSPI	SPI
1	1	eSPI	LPC

Table 9-1. Functional Strap Definitions (Sheet 2 of 3)

Signal	Usage	When Sampled	Comment
GPU_HDMI / GPU_D12	Boot BIOS Strap R1801	Rising edge of PCH_PORON	This signal has a weak internal pull-down. This field determines the destination of accesses to the BIOS memory range. Also controllable using Boot BIOS Destination (M-Buttons, Function, other BIOS, etc.).
SMU_ALERT / GPU_CS	eSPI or LPC	Rising edge of RSMRST#	This signal has a weak internal pull-down. This signal is in the primary wall.





---





Main Func = PCH



CPU1R 17 OF 20			
CR34	VSS_342	VSS_330	BL7
BY5	VSS_351	VSS_337	AEU
CP45	VSS_351	VSS_340	BM33
CM37	VSS_371	VSS_354	CM5
CK37	VSS_381	VSS_364	AE7
AW11	VSS_381	VSS_374	BM35
CM11	VSS_401	VSS_384	CM9
BD6	VSS_411	VSS_392	AE9
AV4	VSS_421	VSS_398	BM36
BS4	VSS_360	VSS_315	CM11
ES6	VSS_370	VSS_305	AE7
A4	VSS_380	VSS_329	CM9
AE24	VSS_390	VSS_334	CM17
AE36	VSS_400	VSS_344	AF27
AF25	VSS_410	VSS_353	BM37
AG24	VSS_420	VSS_363	BM39
AG26	VSS_428	VSS_373	CM21
AG24	VSS_434	VSS_383	CM21
AG24	VSS_440	VSS_388	CM21
AG24	VSS_446	VSS_393	CM21
AG24	VSS_452	VSS_398	CM21
AG24	VSS_458	VSS_403	CM21
AG24	VSS_464	VSS_408	CM21
AG24	VSS_470	VSS_413	CM21
AG24	VSS_476	VSS_418	CM21
AG24	VSS_482	VSS_423	CM21
AG24	VSS_488	VSS_428	CM21
AG24	VSS_494	VSS_433	CM21
AG24	VSS_500	VSS_438	CM21
AG24	VSS_506	VSS_443	CM21
AG24	VSS_512	VSS_448	CM21
AG24	VSS_518	VSS_453	CM21
AG24	VSS_524	VSS_458	CM21
AG24	VSS_530	VSS_463	CM21
AG24	VSS_536	VSS_468	CM21
AG24	VSS_542	VSS_473	CM21
AG24	VSS_548	VSS_478	CM21
AG24	VSS_554	VSS_483	CM21
AG24	VSS_560	VSS_488	CM21
AG24	VSS_566	VSS_493	CM21
AG24	VSS_572	VSS_498	CM21
AG24	VSS_578	VSS_503	CM21
AG24	VSS_584	VSS_508	CM21
AG24	VSS_590	VSS_513	CM21
AG24	VSS_596	VSS_518	CM21
AG24	VSS_602	VSS_523	CM21
AG24	VSS_608	VSS_528	CM21
AG24	VSS_614	VSS_533	CM21
AG24	VSS_620	VSS_538	CM21
AG24	VSS_626	VSS_543	CM21
AG24	VSS_632	VSS_548	CM21
AG24	VSS_638	VSS_553	CM21
AG24	VSS_644	VSS_558	CM21
AG24	VSS_650	VSS_563	CM21
AG24	VSS_656	VSS_568	CM21
AG24	VSS_662	VSS_573	CM21
AG24	VSS_668	VSS_578	CM21
AG24	VSS_674	VSS_583	CM21
AG24	VSS_680	VSS_588	CM21
AG24	VSS_686	VSS_593	CM21
AG24	VSS_692	VSS_598	CM21
AG24	VSS_698	VSS_603	CM21
AG24	VSS_704	VSS_608	CM21
AG24	VSS_710	VSS_613	CM21
AG24	VSS_716	VSS_618	CM21
AG24	VSS_722	VSS_623	CM21
AG24	VSS_728	VSS_628	CM21
AG24	VSS_734	VSS_633	CM21
AG24	VSS_740	VSS_638	CM21
AG24	VSS_746	VSS_643	CM21
AG24	VSS_752	VSS_648	CM21
AG24	VSS_758	VSS_653	CM21
AG24	VSS_764	VSS_658	CM21
AG24	VSS_770	VSS_663	CM21
AG24	VSS_776	VSS_668	CM21
AG24	VSS_782	VSS_673	CM21
AG24	VSS_788	VSS_678	CM21
AG24	VSS_794	VSS_683	CM21
AG24	VSS_800	VSS_688	CM21
AG24	VSS_806	VSS_693	CM21
AG24	VSS_812	VSS_698	CM21
AG24	VSS_818	VSS_703	CM21
AG24	VSS_824	VSS_708	CM21
AG24	VSS_830	VSS_713	CM21
AG24	VSS_836	VSS_718	CM21
AG24	VSS_842	VSS_723	CM21
AG24	VSS_848	VSS_728	CM21
AG24	VSS_854	VSS_733	CM21
AG24	VSS_860	VSS_738	CM21
AG24	VSS_866	VSS_743	CM21
AG24	VSS_872	VSS_748	CM21
AG24	VSS_878	VSS_753	CM21
AG24	VSS_884	VSS_758	CM21
AG24	VSS_890	VSS_763	CM21
AG24	VSS_896	VSS_768	CM21
AG24	VSS_902	VSS_773	CM21
AG24	VSS_908	VSS_778	CM21
AG24	VSS_914	VSS_783	CM21
AG24	VSS_920	VSS_788	CM21
AG24	VSS_926	VSS_793	CM21
AG24	VSS_932	VSS_798	CM21
AG24	VSS_938	VSS_803	CM21
AG24	VSS_944	VSS_808	CM21
AG24	VSS_950	VSS_813	CM21
AG24	VSS_956	VSS_818	CM21
AG24	VSS_962	VSS_823	CM21
AG24	VSS_968	VSS_828	CM21
AG24	VSS_974	VSS_833	CM21
AG24	VSS_980	VSS_838	CM21
AG24	VSS_986	VSS_843	CM21
AG24	VSS_992	VSS_848	CM21
AG24	VSS_998	VSS_853	CM21
AG24	VSS_1004	VSS_858	CM21
AG24	VSS_1010	VSS_863	CM21
AG24	VSS_1016	VSS_868	CM21
AG24	VSS_1022	VSS_873	CM21
AG24	VSS_1028	VSS_878	CM21
AG24	VSS_1034	VSS_883	CM21
AG24	VSS_1040	VSS_888	CM21
AG24	VSS_1046	VSS_893	CM21
AG24	VSS_1052	VSS_898	CM21
AG24	VSS_1058	VSS_903	CM21
AG24	VSS_1064	VSS_908	CM21
AG24	VSS_1070	VSS_913	CM21
AG24	VSS_1076	VSS_918	CM21
AG24	VSS_1082	VSS_923	CM21
AG24	VSS_1088	VSS_928	CM21
AG24	VSS_1094	VSS_933	CM21
AG24	VSS_1100	VSS_938	CM21
AG24	VSS_1106	VSS_943	CM21
AG24	VSS_1112	VSS_948	CM21
AG24	VSS_1118	VSS_953	CM21
AG24	VSS_1124	VSS_958	CM21
AG24	VSS_1130	VSS_963	CM21
AG24	VSS_1136	VSS_968	CM21
AG24	VSS_1142	VSS_973	CM21
AG24	VSS_1148	VSS_978	CM21
AG24	VSS_1154	VSS_983	CM21
AG24	VSS_1160	VSS_988	CM21
AG24	VSS_1166	VSS_993	CM21
AG24	VSS_1172	VSS_998	CM21
AG24	VSS_1178	VSS_1003	CM21
AG24	VSS_1184	VSS_1008	CM21
AG24	VSS_1190	VSS_1013	CM21
AG24	VSS_1196	VSS_1018	CM21
AG24	VSS_1202	VSS_1023	CM21
AG24	VSS_1208	VSS_1028	CM21
AG24	VSS_1214	VSS_1033	CM21
AG24	VSS_1220	VSS_1038	CM21
AG24	VSS_1226	VSS_1043	CM21
AG24	VSS_1232	VSS_1048	CM21
AG24	VSS_1238	VSS_1053	CM21
AG24	VSS_1244	VSS_1058	CM21
AG24	VSS_1250	VSS_1063	CM21
AG24	VSS_1256	VSS_1068	CM21
AG24	VSS_1262	VSS_1073	CM21
AG24	VSS_1268	VSS_1078	CM21
AG24	VSS_1274	VSS_1083	CM21
AG24	VSS_1280	VSS_1088	CM21
AG24	VSS_1286	VSS_1093	CM21
AG24	VSS_1292	VSS_1098	CM21
AG24	VSS_1298	VSS_1103	CM21
AG24	VSS_1304	VSS_1108	CM21
AG24	VSS_1310	VSS_1113	CM21
AG24	VSS_1316	VSS_1118	CM21
AG24	VSS_1322	VSS_1123	CM21
AG24	VSS_1328	VSS_1128	CM21
AG24	VSS_1334	VSS_1133	CM21
AG24	VSS_1340	VSS_1138	CM21
AG24	VSS_1346	VSS_1143	CM21
AG24	VSS_1352	VSS_1148	CM21
AG24	VSS_1358	VSS_1153	CM21
AG24	VSS_1364	VSS_1158	CM21
AG24	VSS_1370	VSS_1163	CM21
AG24	VSS_1376	VSS_1168	CM21
AG24	VSS_1382	VSS_1173	CM21
AG24	VSS_1388	VSS_1178	CM21
AG24	VSS_1394	VSS_1183	CM21
AG24	VSS_1400	VSS_1188	CM21
AG24	VSS_1406	VSS_1193	CM21
AG24	VSS_1412	VSS_1198	CM21
AG24	VSS_1418	VSS_1203	CM21
AG24	VSS_1424	VSS_1208	CM21
AG24	VSS_1430	VSS_1213	CM21
AG24	VSS_1436	VSS_1218	CM21
AG24	VSS_1442	VSS_1223	CM21
AG24	VSS_1448	VSS_1228	CM21
AG24	VSS_1454	VSS_1233	CM21
AG24	VSS_1460	VSS_1238	CM21
AG24	VSS_1466	VSS_1243	CM21
AG24	VSS_1472	VSS_1248	CM21
AG24	VSS_1478	VSS_1253	CM21
AG24	VSS_1484	VSS_1258	CM21
AG24	VSS_1490	VSS_1263	CM21
AG24	VSS_1496	VSS_1268	CM21
AG24	VSS_1502	VSS_1273	CM21
AG24	VSS_1508	VSS_1278	CM21
AG24	VSS_1514	VSS_1283	CM21
AG24	VSS_1520	VSS_1288	CM21
AG24	VSS_1526	VSS_1293	CM21
AG24	VSS_1532	VSS_1298	CM21
AG24	VSS_1538	VSS_1303	CM21
AG24	VSS_1544	VSS_1308	CM21
AG24	VSS_1550	VSS_1313	CM21
AG24	VSS_1556	VSS_1318	CM21
AG24	VSS_1562	VSS_1323	CM21
AG24	VSS_1568	VSS_1328	CM21
AG24	VSS_1574	VSS_1333	CM21
AG24	VSS_1580	VSS_1338	CM21
AG24	VSS_1586	VSS_1343	CM21
AG24	VSS_1592	VSS_1348	CM21
AG24	VSS_1598	VSS_1353	CM21
AG24	VSS_1604	VSS_1358	CM21
AG24	VSS_1610	VSS_1363	CM21
AG24	VSS_1616	VSS_1368	CM21
AG24	VSS_1622	VSS_1373	CM21
AG24	VSS_1628	VSS_1378	CM21
AG24	VSS_1634	VSS_1383	CM21
AG24	VSS_1640	VSS_1388	CM21
AG24	VSS_1646	VSS_1393	CM21
AG24	VSS_1652	VSS_1398	CM21
AG24	VSS_1658	VSS_1403	CM21
AG24	VSS_1664	VSS_1408	CM21
AG24	VSS_1670	VSS_1413	CM21
AG24	VSS_1676	VSS_1418	CM21
AG24	VSS_1682	VSS_1423	CM21
AG24	VSS_1688	VSS_1428	CM21
AG24	VSS_1694	VSS_1433	CM21
AG24	VSS_1700	VSS_1438	CM21
AG24	VSS_1706	VSS_1443	CM21
AG24	VSS_1712	VSS_1448	CM21
AG24	VSS_1718	VSS_1453	CM21
AG24	VSS_1724	VSS_1458	CM21
AG24	VSS_1730	VSS_1463	CM21
AG24	VSS_1736	VSS_1468	CM21
AG24	VSS_1742	VSS_1473	CM21
AG24	VSS_1748	VSS_1478	CM21
AG24	VSS_1754	VSS_1483	CM21
AG24	VSS_1760	VSS_1488	CM21
AG24	VSS_1766	VSS_1493	CM21
AG24	VSS_1772	VSS_1498	CM21
AG24	VSS_1778	VSS_1503	CM21
AG24	VSS_1784	VSS_1508	CM21
AG24	VSS_1790	VSS_1513	CM21
AG24	VSS_1796	VSS_1518	CM21
AG24	VSS_1802	VSS_1523	CM21
AG24	VSS_1808	VSS_1528	CM21
AG24	VSS_1814	VSS_1533	CM21
AG24	VSS_1820	VSS_1538	CM21
AG24	VSS_1826	VSS_1543	CM21
AG24	VSS_1832	VSS_1548	CM21
AG24	VSS_1838	VSS_1553	CM21
AG24	VSS_1844	VSS_1558	CM21
AG24	VSS_1850	VSS_1563	CM21
AG24	VSS_1856	VSS_1568	CM21
AG24	VSS_1862	VSS_1573	CM21
AG24	VSS_1868	VSS_1578	CM21
AG24	VSS_1874	VSS_1583	CM21
AG24	VSS_1880	VSS_1588	CM21
AG24	VSS_1886	VSS_1593	CM21
AG24	VSS_1892	VSS_1598	CM21
AG24	VSS_1898	VSS_1603	CM21
AG24	VSS_1904	VSS_1608	CM21
AG24	VSS_1910	VSS_1613	CM21
AG24	VSS_1916	VSS_1618	CM21
AG24	VSS_1922	VSS_1623	CM21
AG24	VSS_1928	VSS_1628	CM21
AG24	VSS_1934	VSS_1633	CM21
AG24	VSS_1940	VSS_1638	CM21
AG24	VSS_1946	VSS_1643	CM21
AG24	VSS_1952	VSS_1648	CM21
AG24	VSS_1958	VSS_1653	CM21
AG24	VSS_1964	VSS_1658	CM21
AG24	VSS_1970	VSS_1663	CM21
AG24	VSS_1976	VSS_1668	CM21
AG24	VSS_1982	VSS_1673	CM21
AG24	VSS_1988	VSS_1678	CM21
AG24	VSS_1994	VSS_1683	CM21
AG24	VSS_2000	VSS_1688	CM21
AG24	VSS_2006	VSS_1693	CM21
AG24	VSS_2012	VSS_1698	CM21
AG24	VSS_2018	VSS_1703	CM21
AG24	VSS_2024	VSS_1708	CM21
AG24	VSS_2030	VSS_1713	CM21
AG24	VSS_2036	VSS_1718	CM21
AG24	VSS_2042	VSS_1723	CM21
AG24	VSS_2048	VSS_1728	CM21
AG24	VSS_2054	VSS_1733	CM21
AG24	VSS_2060	VSS_1738	CM21
AG24	VSS_2066	VSS_1743	CM21
AG24	VSS_2072	VSS_1748	CM21
AG24	VSS_2078	VSS_1753	CM21
AG24	VSS_2084	VSS_1758	CM21
AG24	VSS_2090	VSS_1763	CM21
AG24	VSS_2096	VSS_1768	CM21
AG24	VSS_2102	VSS_1773	CM21
AG24	VSS_2108	VSS_1778	CM21
AG24	VSS_2114	VSS_1783	CM21
AG24	VSS_2120		





**SPI Flash ROM( 32M ) for PCH**


18	SPI_CS_ROM_N0	>>>
15,18	SPI_HOLD_ROM	<<<
24	RTCST_ON	>>>
52,53	5V_5V_DSOW_OK	<<<
18,91	SPI_SO_ROM	<<<
15,18	SPI_WP_ROM	<<<
18,91	SPI_CLK_ROM	>>>
15,18,91	SPI_SI_ROM	>>>
15,20	RTC_DET#	<<<
24	VCCDSW_ON	>>>
17,45	3V_5V_PWROG	>>>



Source	QUAD/DUAL fast read	DUAL fast read	SFDP
072.25128.0851	0	0	0
072.25127.0001	0	0	0
072.25128.0061	0	0	0




(R2505 量庫後不要改成short pad




### 29.2.1 VCCRTC External Circuit

On KBL, the VCCRTC max voltage is being reduced to minimize leakage on the ESD diodes and prevent RTC oscillator problems. Whether VCCRTC is sourced from Vbatt in G3 or VCCDSW\_3p3 in Non-G3 state, platform designers must ensure the effective voltage at VCCRTC does not exceed 3.2V. The following sections will detail various options platform designers can use to achieve this new specification.




# Main Func = Thermal Sensor

24 FAN\_TACH1 <<< \_\_\_\_\_  
24 FAN1\_PWM >>> \_\_\_\_\_  
18,24,79 CPU\_SMB\_SDA\_P1 <<< \_\_\_\_\_  
18,24,79 CPU\_SMB\_SCL\_P1 <<< \_\_\_\_\_  
40 PURE\_HW\_SHUTDOWN# <<< \_\_\_\_\_  
  
17,61,63,66,71,76,91 PLTRST#\_CPU >>> \_\_\_\_\_  
17,24 RESET\_OUT# >>> \_\_\_\_\_



TEMPERATURE (°C)		T_CRIT#				
		2KΩ	7.5KΩ	10.5KΩ	14KΩ	18.7KΩ
ALERT#	2KΩ	77	87	97	107	117
	7.5KΩ	79	89	99	109	119
	10.5KΩ	81	91	101	111	121
	14KΩ	83	93	103	113	123
	18.7KΩ	85	95	105	115	125

## PWM FAN1




Jed151717 CML

**Main Func = Audio**

```

19  HDA_SYNC_CODED >>>
19  HDA_SDOUT_CODED >>>
19  HDA_BTCLK_CODED >>>
55  DMC_DATA >>>
66  AUD_SENSE >>>
19  HDA_SDOIN_CPU >>>
55  DMC_CLK >>>
24  BEEP >>>
29.66  RMV2 >>>
15.19  SPIR >>>
29  LINE_L >>>
29  LINE_R >>>
24  NB_MUTEA >>>
29  AUD_SPK_L >>>
29  AUD_SPK_L <<<
29  AUD_SPK_R >>>
29  AUD_SPK_R <<<
29  AUD_SPK_R <<<
29  AUD_HP1 JACK_L <<<
29  AUD_HP1 JACK_R <<<
29  MIC2_VREF0_L <<<
29  MIC2_VREF0_R <<<
29.66  SLEEP >>>
17.40,51.71  PM_SLEEP_G33E


```



Main Func = Audio


21 SPK\_ID <<<—  
27 AUD\_SPK\_L+ >>>—  
27 AUD\_SPK\_L- >>>—  
27 AUD\_SPK\_R+ >>>—  
27 AUD\_SPK\_R- >>>—  
27 MIC2\_VREF0\_R >>>—  
27 MIC2\_VREF0\_L >>>—  
27,29,66 RING2 <<<—  
27 LINE1\_L >>>—  
27 LINE1\_R >>>—  
27,29,66 SLEEVE <<<—  
  
27 AUD\_HP1\_JACK\_L >>>—  
27 AUD\_HP1\_JACK\_R >>>—  
  
27,66 AUD\_SENSE >>>—  
  
66 AUD\_HP1\_JACK\_L1 <<<—  
27,29,66 RING2 <<<—  
27,29,66 SLEEVE <<<—  
66 AUD\_HP1\_JACK\_R1 <<<—

Layout Note:  
Speaker trace width >40mil @ 2W4ohm speaker power



Line2 ->

Line2 ->





\_\_\_\_\_


\_\_\_\_\_

24 HW\_ACAVIN\_NS <<<—


24 PS\_ID <<<—

17,44 AC\_R08 >>>—  
24 AC\_DIS >>>—

24,44 PBAT\_CHLG\_SMBCLK <<<—  
24,44 PBAT\_CHLG\_SMBDAT <<<—  
24,44 PBAT\_PRESH <<<—

[illegible]

## Batt Connector





Placement: Close to Batt Connector







## ISL9538H For Charger

## OFFPAGE

EE needs check it!!





PRO-GRD RESISTANCE (Ω)		DEFAULT SWITCHING FREQUENCY			Autonomous charging		Regulation Reg(A)	
MIN	1% MAX	CELL 1						
0		1	733Hz	No		0.476		
8.45			733Hz	No		1.5		
14.7			1MHz	No		1.5		
21.0			1MHz	No		0.476		
28.0			733Hz	Yes		0.476		
35.7			733Hz	Yes		1.5		
43.2		2	733Hz	Yes	1.5			
50.3			733Hz	Yes	0.476			
61.9			1MHz	No	0.476			
71.5			1MHz	No	1.5			
82.5			733Hz	No	1.5			
93.1			733Hz	No	0.476			
105		3	733Hz	No	0.476			
118			733Hz	No	1.5			
133			1MHz	No	1.5			
147			1MHz	No	0.476			
162			733Hz	Yes	0.476			
178			733Hz	Yes	1.5			
195		4	733Hz	Yes	0.476			
216			733Hz	Yes	0.476			
237			1MHz	No	1.5			
267			1MHz	No	1.5			
297			733Hz	No	1.5			
326			733Hz	No	0.476			
348		1	733Hz	No	0.476			




40 3V\_5V\_EN >>>—————

17,25,45 3V\_5V\_PWRGD <<<—————





17,25,45 3V\_5V\_PWRGD <<————



```


Main FUNC = CPU_CORE
OFFPAGE

```





	2 phase	3 phase
PC4655	DY	0.022uF(78.22321.2FLDL)
PR4648	510 (64.51005.6DL)	453 (64.45305.6DL)
PC4635	DY	0.047uF(078.47322.02Fu)
PR4660	2.55K(64.25515.6DL)	3.16K(64.31615.6DL)
PR4661	53.6K(64.53625.6DL)	64.98K(64.64925.6DL)
PR4601	1K(64.10015.6DL)	DY
PC4610	0.022u(78.22322.2FLDL)	0.033u(78.33322.2FL)







For acoustic noise



Jedi15717 CML



Jedi15"/17" CML

<b>DELL</b>		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>VCCSA</b>			
Size Custom	Document Number <b>Jedi15"/17" CML</b>		Rev <b>A00</b>
Date: Monday, June 10, 2019	Sheet 50 of		106



Main Func = PWR.Plane.Regulator\_1D0V


OFFPAGE-Signal

OFFPAGE-GAP

40 1D0V\_SS\_PWRGD <<<

25.53 3V\_5V\_DSW\_OK >>>

## AOZ2262 for 1D05V



Jedi15/17" CML

<b>DELL</b>		<b>Wistron Corporation</b>	
21F, 88, Sec 1, Hsin Tai Wu Rd, Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title (Reserved)			
Size	Document Number	Rev	
Custom	Jedi15"/17" CML	A00	
Date: Monday, June 10, 2019		Sheet	52 of 106



Main Func = 1D8V

OFFPAGE-Signal

OFFPAGE-GAP

24,40 PRIM\_PWRGD <<< \_\_\_\_\_

25,52 3V\_5V\_DSW\_OK >>> \_\_\_\_\_

APL5934 for 1D8V\_S5

















Figure 10. HDMI TX Timing






### Power On Configuration

**P518E\_GP0C4**


GP0C4: P518 DP PA lane count capability selection, internal pull-down -80K  
0: 4lane(default)    1: 2lane

**P518E\_ADDIR**



I2C\_ADDR/GPIOS: Control D2C slave address selection, internal pull-down -80K  
0: 10h-2fh (default)    1: 90h-3fh, DDR-CPH



- BIOS today already check whether the device is HDD and whether it supports FFS before enabling sensor chip to trigger pin11. The plan is to add a check on the SSD path to decide if device supports SCP and notify EC whether to support SCP.









## SATA HDD Connector




## Main Func = WLAN

Table 3-4 Peak current consumption

Name	Description	Value [mA]	Notes
Peak current	Peak current from 3.3 V supply	1360	



**AFTP TESTPOINT**



**Jedi15"/17" CML**



Title			
<b>INT IO (WLAN M.2)</b>			
Size	Document Number	Rev	
Custom	<b>Jedi15"/17" CML</b>	<b>X01</b>	
Date:	Monday, June 10, 2019	Sheet 61	of 106

Main Func = SSD M.2

18 SSD\_CLKREQ\_CPU\_N <<<—  
17,26,61,66,71,76,91 PLTRST#\_CPU >>>—  
  
16 SSD\_DEVSLP >>>—  
18 SSD\_CLK\_CPU\_P >>>—  
16 SSD\_CLK\_CPU\_N >>>—  
16 SSD\_SATA\_TX\_P >>>—  
16 SSD\_SATA\_TX\_N >>>—  
16 SSD\_SATA\_RX\_N >>>—  
16 SSD\_SATA\_RX\_P >>>—  
16 SSD\_PCIE\_TX\_P3 >>>—  
16 SSD\_PCIE\_RX\_N3 >>>—  
16 SSD\_PCIE\_TX\_P2 >>>—  
16 SSD\_PCIE\_RX\_P2 >>>—  
16 SSD\_PCIE\_TX\_P1 >>>—  
16 SSD\_PCIE\_RX\_P1 >>>—  
  
16 M2\_SSD\_PEDET <<<—  
64 SSD\_LED# <<<—  
  
24 SSD\_SCP#\_M2 >>>—






Table 13-12. SATA / PCI Express\* Gen 2 and Gen 3 Capacitor Values

Condition	PCI Express* Gen 2 Only	PCI Express* Gen 3 Only	SATA Only	PCI Express* Gen 2/ SATA	PCI Express* Gen 3/ SATA
Processor Tx	100 nF	220 nF	10 nF	100 nF	220 nF
Processor Rx	None	None	10 nF <sup>2</sup>	None	None <sup>3</sup>

**Notes:**


- Design Constraint: For PCIe only application, please refer to the PCIe guidelines for details.
- Design Constraint: For SATA only application, both Tx and Rx channels need to have 10 nF capacitors on the motherboard. This option supports all SATA devices. However, the Rx 10 nF capacitor can be removed if DC coupled ODDs / devices are NOT used.
- Design Constraint: For PCIe\* Gen 2/ SATA multiplexed configuration, motherboard Tx requires a 100 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**
- Design Constraint: For PCIe\* Gen 3/ SATA multiplexed configuration, motherboard Tx requires a 220 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**
- Design Constraints, Required: Refer to the Chapter 3, "General Differential Signals Design Guidelines" along with the additional guidelines in this section for all design optimization guidelines.
- Design Constraint: For PCIe\* lane that needs to support either **PCIe\* Gen2 devices** or **PCIe\* Gen3 devices**, follow the PCIe\* Gen 3/ SATA multiplexed configuration, motherboard Tx requires a 220 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**

Table 48. Socket 3 SSD Pin-Out (Mechanical Key M) On Platform

Pin	Signal	Pin	Signal
1	3.3V	76	NC
2	NC	77	NC
3	NC	78	NC
4	NC	79	NC
5	NC	80	NC
6	NC	81	NC
7	NC	82	NC
8	NC	83	NC
9	NC	84	NC
10	NC	85	NC
11	NC	86	NC
12	NC	87	NC
13	NC	88	NC
14	NC	89	NC
15	NC	90	NC
16	NC	91	NC
17	NC	92	NC
18	NC	93	NC
19	NC	94	NC
20	NC	95	NC
21	NC	96	NC
22	NC	97	NC
23	NC	98	NC
24	NC	99	NC
25	NC	100	NC
26	NC	101	NC
27	NC	102	NC
28	NC	103	NC
29	NC	104	NC
30	NC	105	NC
31	NC	106	NC
32	NC	107	NC
33	NC	108	NC
34	NC	109	NC
35	NC	110	NC
36	NC	111	NC
37	NC	112	NC
38	NC	113	NC
39	NC	114	NC
40	NC	115	NC
41	NC	116	NC
42	NC	117	NC
43	NC	118	NC
44	NC	119	NC
45	NC	120	NC
46	NC	121	NC
47	NC	122	NC
48	NC	123	NC
49	NC	124	NC
50	NC	125	NC
51	NC	126	NC
52	NC	127	NC
53	NC	128	NC
54	NC	129	NC
55	NC	130	NC
56	NC	131	NC
57	NC	132	NC
58	NC	133	NC
59	NC	134	NC
60	NC	135	NC
61	NC	136	NC
62	NC	137	NC
63	NC	138	NC
64	NC	139	NC
65	NC	140	NC
66	NC	141	NC
67	NC	142	NC
68	NC	143	NC
69	NC	144	NC
70	NC	145	NC
71	NC	146	NC
72	NC	147	NC
73	NC	148	NC
74	NC	149	NC
75	NC	150	NC
76	NC	151	NC
77	NC	152	NC
78	NC	153	NC
79	NC	154	NC
80	NC	155	NC
81	NC	156	NC
82	NC	157	NC
83	NC	158	NC
84	NC	159	NC
85	NC	160	NC
86	NC	161	NC
87	NC	162	NC
88	NC	163	NC
89	NC	164	NC
90	NC	165	NC
91	NC	166	NC
92	NC	167	NC
93	NC	168	NC
94	NC	169	NC
95	NC	170	NC
96	NC	171	NC
97	NC	172	NC
98	NC	173	NC
99	NC	174	NC
100	NC	175	NC
101	NC	176	NC
102	NC	177	NC
103	NC	178	NC
104	NC	179	NC
105	NC	180	NC
106	NC	181	NC
107	NC	182	NC
108	NC	183	NC
109	NC	184	NC
110	NC	185	NC
111	NC	186	NC
112	NC	187	NC
113	NC	188	NC
114	NC	189	NC
115	NC	190	NC
116	NC	191	NC
117	NC	192	NC
118	NC	193	NC
119	NC	194	NC
120	NC	195	NC
121	NC	196	NC
122	NC	197	NC
123	NC	198	NC
124	NC	199	NC
125	NC	200	NC
126	NC	201	NC
127	NC	202	NC
128	NC	203	NC
129	NC	204	NC
130	NC	205	NC
131	NC	206	NC
132	NC	207	NC
133	NC	208	NC
134	NC	209	NC
135	NC	210	NC
136	NC	211	NC
137	NC	212	NC
138	NC	213	NC
139	NC	214	NC
140	NC	215	NC
141	NC	216	NC
142	NC	217	NC
143	NC	218	NC
144	NC	219	NC
145	NC	220	NC
146	NC	221	NC
147	NC	222	NC
148	NC	223	NC
149	NC	224	NC
150	NC	225	NC
151	NC	226	NC
152	NC	227	NC
153	NC	228	NC
154	NC	229	NC
155	NC	230	NC
156	NC	231	NC
157	NC	232	NC
158	NC	233	NC
159	NC	234	NC
160	NC	235	NC
161	NC	236	NC
162	NC	237	NC
163	NC	238	NC
164	NC	239	NC
165	NC	240	NC
166	NC	241	NC
167	NC	242	NC
168	NC	243	NC
169	NC	244	NC
170	NC	245	NC
171	NC	246	NC
172	NC	247	NC
173	NC	248	NC
174	NC	249	NC
175	NC	250	NC
176	NC	251	NC
177	NC	252	NC
178	NC	253	NC
179	NC	254	NC
180	NC	255	NC
181	NC	256	NC
182	NC	257	NC
183	NC	258	NC
184	NC	259	NC
185	NC	260	NC
186	NC	261	NC
187	NC	262	NC
188	NC	263	NC
189	NC	264	NC
190	NC	265	NC
191	NC	266	NC
192	NC	267	NC
193	NC	268	NC
194	NC	269	NC
195	NC	270	NC
196	NC	271	NC
197	NC	272	NC
198	NC	273	NC
199	NC	274	NC
200	NC	275	NC
201	NC	276	NC
202	NC	277	NC
203	NC	278	NC
204	NC	279	NC
205	NC	280	NC
206	NC	281	NC
207	NC	282	NC
208	NC	283	NC
209	NC	284	NC
210	NC	285	NC
211	NC	286	NC
212	NC	287	NC
213	NC	288	NC
214	NC	289	NC
215	NC	290	NC
216	NC	291	NC
217	NC	292	NC
218	NC	293	NC
219	NC	294	NC
220	NC	295	NC
221	NC	296	NC
222	NC	297	NC
223	NC	298	NC
224	NC	299	NC
225	NC	300	NC
226	NC	301	NC
227	NC	302	NC
228	NC	303	NC
229	NC	304	NC
230	NC	305	NC
231	NC	306	NC
232	NC	307	NC
233	NC	308	NC
234	NC	309	NC
235	NC	310	NC
236	NC	311	NC
237	NC	312	NC
238	NC	313	NC
239	NC	314	NC
240	NC	315	NC
241	NC	316	NC
242	NC	317	NC
243	NC	318	NC
244	NC	319	NC
245	NC	320	NC
246	NC	321	NC
247	NC	322	NC
248	NC	323	NC
249	NC	324	NC
250	NC	325	NC
251	NC	326	NC
252	NC	327	NC
253	NC	328	NC
254	NC	329	NC
255	NC	330	NC
256	NC	331	NC
257	NC	332	NC
258	NC	333	NC
259	NC	334	NC
260	NC	335	NC
261	NC	336	NC
262	NC	337	NC
263	NC	338	NC
264	NC	339	NC
265	NC	340	NC
266	NC	341	NC
267	NC	342	NC
268	NC	343	NC
269	NC	344	NC
270	NC	345	NC
271	NC	346	NC
272	NC	347	NC
273	NC	348	NC
274	NC	349	NC
275	NC	350	NC
276	NC	351	NC
277	NC	352	NC
278	NC	353	NC
279	NC	354	NC
280	NC	355	NC
281	NC	356	NC
282	NC	357	NC
283	NC	358	NC
284	NC	359	NC
285	NC	360	NC
286	NC	361	NC
287	NC	362	NC
288	NC	363	NC
289	NC	364	NC
290	NC	365	NC
291	NC	366	NC
292	NC	367	NC
293	NC	368	NC
294	NC	369	NC
295	NC	370	NC
296	NC	371	NC
297	NC	372	NC
298	NC	373	NC
299	NC	374	NC
300	NC	375	NC
301	NC	376	NC
302	NC	377	NC
303	NC	378	NC
304	NC	379	NC
305	NC	380	NC
306	NC	381	NC
307	NC	382	NC
308	NC	383	NC
309	NC	384	NC
310	NC	385	NC
311	NC	386	NC
312	NC	387	NC
313	NC	388	NC
314	NC	389	NC
315	NC	390	NC
316	NC	391	NC
317	NC	392	NC
318	NC	393	NC
319	NC	394	NC
320	NC	395	NC
321	NC	396	NC


24.90 CHG\_AMBER\_LED# >>> \_\_\_\_\_  
24 BATT\_WHITE\_LED# >>> \_\_\_\_\_

Battery LED1 (AMBER\_LED)  
Low activated from KBC GPIO



Battery LED2 (WHITE\_LED)  
Low activated from KBC GPIO

16 SATA\_LED# >>> \_\_\_\_\_  
63 SSD\_LED# >>> \_\_\_\_\_  
24 MASK\_SATA\_LED# >>> \_\_\_\_\_



Jedi15"17" CML

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

File \_\_\_\_\_  
Size A3 Document Number \_\_\_\_\_ Rev \_\_\_\_\_  
Date: Monday, June 10, 2019 Sheet 64 of 106

**LED / Button / Power Button**

**Jedi15"/17" CML**








**X01**

Main Func = TPAD






Title <b>INT IQ (KB/TP)</b>			
Size Custom	Document Number <b>Jedi15"/17" CML</b>		Rev <b>X01</b>
Date: Monday, June 10, 2019	Sheet 05	of 106	



Main Func = IO Connector




Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission.




Main Func = HALL SENSOR





69 LID\_CL\_NB# >>>  
24 LID\_POWER\_ON# <<<



Jedi15"/17" CML

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Lid_Wake</b>			
Size A4	Document Number <b>Jedi15"/17" CML</b>		Rev <b>A00</b>
Date: Monday, June 10, 2019		Sheet 67 of 106	

Main Func = Debug



Jedi15"/17" CML

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title  
**Debug (LPC debug)**

Size A4	Document Number <b>Jedi15"/17" CML</b>	Rev <b>X01</b>
------------	---	-------------------

Date: Monday, June 10, 2019 Sheet 68 of 106




Main Func = Free Fall Sensor

20.55 CPU\_DC\_SCL\_ISH0 <<<<  
20.55 CPU\_DC\_SDA\_ISH0 <<<<  
20 GSENSOR\_INT1 <<<<  
  
18 FFS\_INT1 <<<<  
  
20 FFS\_INT2 <<<<  
60 FFS\_INT2\_Q <<<<


The slave address (SAD) associated to the LNG2DM is 010100xb. The SDO/SA0 pad can be used to modify the least significant bit of the device address. If the SA0 pad is connected to a voltage supply, LSB is '1' (address 0101001b) or, if the SA0 pad is connected to ground, the LSB value is '0' (address 0101000b). This solution permits two different accelerometers to be connected and addressed to the same I<sup>2</sup>C lines.

Free Fall Sensor + G Sensor







Note:  
- no via, trace, under the sensor (keep out area around 2mm)  
- stay away from the screw hole or metal shield soldering joints  
- design PCB pad based on our sensor LGA pad size (add 0.1mm)  
- solder stencil opening to 90% of the PCB pad size  
- mount the sensor near the center of mass of the NB as possible as you can






Please help to close with U7001




Note:  
(1) Keep all signals are the same trace width. (included VDD, GND).  
(2) No VIA under IC bottom.



# Main Func = TypeC



CCG5's I2C address is decided by the SWD clock pin. Don't mount R8 and R9 for the I2C address 0x08. This is the default one. Mount only R9 for the I2C address 0x40. Mount only R8 for the I2C address 0x42.



Mux MOD_ID Settings				
MUX	MOD_ID1	MOD_ID2	Description	Voltage Levels <sup>1)</sup>
Titan Ridge	L1	N/A	TBT Configuration	L0 = 0V <sup>2)</sup>
PS8802	L4	L0	PS8802 Equalizer config #1	L1 = VDDD/8 <sup>2)</sup>
PS8802	L4	L1 - L3	Reserved for PS8802 Equalizer config #2,3,4 reserved	L2 = 2*VDDD/8 <sup>2)</sup>
ANX7443	L5	L0	ANX7443 Equalizer config #1	L3 = 3*VDDD/8 <sup>2)</sup>
ANX7443	L5	L1 - L3	Reserved for ANX7443 Equalizer config #2,3,4 reserved	L4 = 4*VDDD/8 <sup>2)</sup>
TUSB546	L6	L0	TUSB546 Equalizer config #1	L5 = 5*VDDD/8 <sup>2)</sup>
TUSB546	L6	L1 - L3	Reserved for TUSB546 Equalizer config #2,3,4 reserved	L6 = 6*VDDD/8 <sup>2)</sup>
TUSB544	L6	L4	TUSB544 Equalizer config #1	L7 = 7*VDDD/8 <sup>2)</sup>
TUSB544	L6	L5 - L7	Reserved for TUSB544 Equalizer config #2,3,4 reserved	

For Debug





Jedi15"/17" CML



EXT IO (Thunderbolt(2/3)/Type C CC Logic)







# Main Func = TypeC

## USB1



062.10009.M028

2nd = 062.10009.M039 SB-20190117



Jedi15"/17" CML

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title  
**EXT IO (Thunderbolt(3)/Type C Conn)**


Size A3 Document Number  
**Jedi15"/17" CML** Rev  
**A00**

Date: Monday, June 10, 2019 Sheet 73 of 106




**Main FUNC = LPS**

CCG5_ILIM#	ILIM
0	1.5A
1	3.3A



Default: High  
Active : Low  
R013 Shauchi



- 79 SYS\_RST\_MOMW >>>
- 18 GFX\_CLK\_CPU\_P >>>
- 18 GFX\_CLK\_CPU\_N >>>
- 26 DOPU\_HOLD\_RSTN >>>
- 17,26,61,80,86,71,81 PLTRSTN\_CPU >>>
- 85 VSACORE\_VDD\_SENSE\_1 <<<
- 85 VSACORE\_GND\_SENSE\_1 <<<
- 18 CLK\_PCIE\_FES\_REQD <<<
- 18 GFX\_PCIE\_RX\_P0 <<<
- 18 GFX\_PCIE\_RX\_N0 <<<
- 18 GFX\_PCIE\_TX\_P0 <<<
- 18 GFX\_PCIE\_TX\_N0 <<<
- 18 GFX\_PCIE\_RX\_P1 <<<
- 18 GFX\_PCIE\_RX\_N1 <<<
- 18 GFX\_PCIE\_TX\_P1 <<<
- 18 GFX\_PCIE\_TX\_N1 <<<







Figure 11. GC6 2.1 High-Level Signal Connections Concept (w/o GPIO Swizzling)

Note: It is critical that the GPU's OVERT output be routed directly to the voltage regulator complex enable (E1) input so that the GPU can trigger a shutdown.






OPS  
 MHC1608300QBP-GP  
 68.00335.051  
 2nd = 68.00334.051  
 30ohm@100MHZ (ESR=0.01ohm)



GPU	Capacitor Type	Footprint	Population		Location
			N16	N17	
FBVDD/Q Supply Rail for GDDR5					
GB2B-64, GB2C-64	0.1 $\mu$ F	X7R 0402	2	0	Under GPU
	1 $\mu$ F	X7R 0603	2	8	Under GPU
	4.7 $\mu$ F	X6S 0603	2	0	Under GPU
	10 $\mu$ F	X6S 0603	0	2	Under GPU
	10 $\mu$ F	X6S 0603	1	1	Near GPU
	22 $\mu$ F	X6S 0603W	1	3	Near GPU


GPU	Capacitor Type	Footprint	Population		Location	
			N16	N17		
FB PLL Supply Rail for GDDR5						
GB2B-64, GB2C-64	0.1 $\mu$ F	X7R	0402	2	4	Under GPU
	22 $\mu$ F	X6S	0805	1	1	Near GPU
	Bead Type					
	30 $\Omega$ (ESR=0.010 $\Omega$ )		0603	1	1	Near GPU




Row Index	Strap Pins			Resulting SORX_EXPOSED Enablement			
	ROM_S0	ROM_S1	ROM_SCLK	SORX1_EXPOSED	SORX2_EXPOSED	SORX1_EXPOSED	SORX0_EXPOSED
15	L	L	L	ENABLED	ENABLED	ENABLED	ENABLED
14	L	L	H	ENABLED	ENABLED	ENABLED	ENABLED
13	L	H	L	ENABLED	ENABLED	disabled	ENABLED
12	L	H	H	ENABLED	ENABLED	disabled	disabled
8	H	H	H	ENABLED	ENABLED	disabled	disabled
0	H	H	M	disabled	disabled	disabled	disabled
	M	X	X				

(Reserved; do not configure)

All other Strap Configurations (Reserved)



Strap Plug Item 1			Functions Selected by this Strapping				
STRAP3	STRAP4	STRAP5	DIR_ALT- ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE	
L	L	L	0	0	0	0	
L	L	H	0	0	0	1	
L	H	L	0	0	1	0	
L	H	H	0	0	1	1	
H	L	L	0	1	0	0	
H	L	H	0	1	0	1	
H	H	L	0	1	1	0	
H	H	H	0	1	1	1	
L	L	M	1	0	0	0	
L	H	M	1	0	0	1	
H	L	M	1	0	1	0	
H	H	M	1	0	1	1	




Strap Pairs (see table)			RAMPS Setting Number
STRAP2	STRAP1	STRAP0	(see Axieler's RVL for memory config corresponding to these numbers)
L	L	L	0 (RAM000)
L	L	H	1 (RAM001)
L	H	L	2 (RAM002)
L	H	H	3 (RAM003)
H	L	L	4 (RAM004)
H	L	H	5 (RAM005)
H	H	L	6 (RAM006)
H	H	H	7 (RAM007)
L	L	M	8 (RAM008)
L	M	L	9 (RAM009)
L	M	H	10 (RAM010)
L	H	M	11 (RAM011)
H	L	M	12 (RAM012)


Memory Density	Allowed Memory Configuration	FBD/QV	Vendor	Manufacturer Part Number	D-Rest	Die	Memory Speed Grade	Date Code Alert	Qual Plan	Status
G-GB	256MiB/2 512MiB/2	1.35V	Hynix	MT12254H32F-0.8	B-8	8	8 Gbps	N/A	Full	Production ready
G-GB	256MiB/2 512MiB/2	1.35V	Hynix	H5GCB24LR-R2C	A-die	DuA	8 Gbps	N/A	Full	Production ready

Notes:

- For N175-G1-Q2, the maximum allowable memory case temperature is 85 °C.
- For N175-G1-Q2, the maximum allowable memory case temperature is 85 °C.
- For N175-G1-Q2, the maximum allowable memory case temperature is 85 °C.



## Main Func = dGPU



78.81 FBA\_CMD6 >>>  
78.81 FBA\_CMD11 >>>  
78.81 FBA\_CMD10 >>>  
78.81 FBA\_CMD7 >>>  
78.81 FBA\_CMD9 >>>  
78.81 FBA\_CMD2 >>>  
78.81 FBA\_CMD4 >>>  
78.81 FBA\_CMD3 >>>  
78.81 FBA\_CMD1 >>>  
78.81 FBA\_CMD8 >>>  
78.81 FBA\_CMD12 >>>  
78.81 FBA\_CMD5 >>>  
78.81 FBA\_CMD15 >>>  
78.81 FBA\_CMD5 >>>  
78 FBA\_CLKP >>>  
78 FBA\_CLKN >>>  
78.81 FBA\_CMD14 >>>  
82 FBA\_VREFC0 >>>  
79 GPIO10\_FBVREF >>>  
78.81 FBA\_CMD13 >>>

<<< FBA\_D0[31] 78.81

<<< FBA\_D0[31] 78.81


78.81 FBA\_CMD10 >>>  
78.81 FBA\_CMD7 >>>  
78.81 FBA\_CMD6 >>>  
78.81 FBA\_CMD11 >>>  
78.81 FBA\_CMD9 >>>  
78.81 FBA\_CMD2 >>>  
78.81 FBA\_CMD1 >>>  
78.81 FBA\_CMD5 >>>  
78.81 FBA\_CMD4 >>>  
78.81 FBA\_CMD8 >>>  
78.81 FBA\_CMD15 >>>  
78.81 FBA\_CMD5 >>>  
78.81 FBA\_CMD12 >>>  
78.81 FBA\_CMD5 >>>

<<< FBA\_D0[31] 78.81



<<< FBA\_D0[31] 78.81

78 FBA\_DQM0 >>>  
78 FBA\_DQM1 >>>  
78 FBA\_DQM2 >>>  
78 FBA\_DQM3 >>>  
78 FBA\_EDC0 >>>  
78 FBA\_EDC2 >>>  
78 FBA\_EDC3 >>>

78 FBA\_WCK23 >>>  
78 FBA\_WCK29 >>>  
78 FBA\_WCK31 >>>  
78 FBA\_WCK14 >>>  
78.81 FBA\_CMD14 >>>  
78.81 FBA\_CMD13 >>>




Normal(MF=0)



Jedi15/17 CML


[illegible]

Type	FBVREF%	Voltage	GPU_GPIO10
Un-termination	50%	0.749V	High
Termination	70%	1.0617V	Low





# RT8816B For NVVDD



VGA : N17S-G2 / NVVDD  
EDP-Continuous : 28.6A  
EDP-Peak : 60.3A

Operation Phase Number	PSI Voltage Setting
1phase with DEM	0V to 0.4V
1phase with CCM	0.7V to 0.88V
2phase with DEM	1.08V to 1.35V
2phase with CCM	1.6V to 5.5V








Figure 12. G2A Voltage Regulator Complex Signal Connection







RT5707 for 1.8V\_AON\_S0




dGPU Power Discharge Circuit



VGA\_CORE




1D8V\_AON\_S0




1D8V\_VGA\_S0




1D35V\_VGA\_S0



1D8V\_AON\_S0 to 1D8V\_VGA\_S0




RT5797 for 1V\_VGA\_S0








1D35V\_VGA\_S0

SY8288RAC for 1D35V





# Main Func = UnusedParts






## SSID = EMI


Mind the voltage rating of the caps.



## SSID = RF




## For GPU




Main FUNC = M-BIST

24.64.90 CHG\_AMBER\_LED# >>>  
24 BAT2\_LED# >>>  
24.66 KBC\_PWRBTN# <<<  
17 PM\_RSMRST# <<<  
24.44 HW\_ACAV\_IN <<<  
24 PANEL\_MONITOR <<<  
24 EC\_D\_INHIB <<<  
24.64.90 CHG\_AMBER\_LED# <<<

LCD BIST for G10 (Was test only for G9)





M-BIST for G10 (Proposed schematic )



M-BIST/ LCD BIST -1890201


Main Func = TPM

- 18,25 SPI\_SO\_ROM <<< \_\_\_\_\_
- 18,25 SPI\_CLK\_ROM >>> \_\_\_\_\_
- 15,18,25 SPI\_SI\_ROM >>> \_\_\_\_\_
- 18 SPI\_CS\_ROM\_N2 <<< \_\_\_\_\_
- 17,26,61,63,66,71,76 PLTRST#\_CPU >>> \_\_\_\_\_
- 17,24,40 PM\_SLP\_S0# >>> \_\_\_\_\_
- 20 PIRQ# <<< \_\_\_\_\_
- 18 TPM\_SPI\_IRQ# <<< \_\_\_\_\_



R9133/R9132/R9138		
CPU TYPE	CNL(16M+8M)	WHL(16M)
Bolt(TPM)	64.33R05.6DL	64.49R95.6DL
Bolt_L (non TPM)	DY	DY

Jedi15/17" CML



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,  
Taippei Hsien 221, Taiwan, R.O.C.

Title

Jedi15"/17" CML

Size

Customer

Document Number

Jedi15"/17" CML

Rev

A00

Date




Monday, June 10, 2019

Sheet

91

of

106

[illegible]

[illegible]

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

## Change History

Size  
A3

Document Number

**Jedi15"/17" CML**Rev  
**X0**

Date: Monday, June 10, 2019

Sheet 101 of 106